| Board Design Resources |
 |
 |
| Links |
| Allegro |
| Altera |
| Tony Balsamo |
| Contact: |
| Email: |
| References |
| BD Spec & Procedure Numbers |
| Design Process - DPPD 4041 |
|
|
|
| Tools & Forms |
| Functional Description - DPPD 4042 |
| Design Specification - DPPD 4040 |
| Verification Test Plan - DPPD 4039 |
| Kemet |
| Vishay |
| Digikey |
| Newark |
| Digikey |
| Newark |
| Texas Instruments |
| Cypress |
| Xilinx |
| Viewlogic |
| Analog Devices |
| Lattice |
| Maxim |
| ON Semi |
| Design Data Sheet - SOP5242 |
| Product Risk Management - SOP5285 |
| Product Lifecycle - SOP5230 |
| Quality manual - QM 10000 |
| Design History Record - SOP6007 |
| Prod Dev Process - SOP6011 |
| Document Controls - SOP5300 |
| Risk Analysis Procedure - SOP5291 |
| Writing Test Protocol - DPPD4015 |
| Writing Eval Report - DPPD4016 |
| Configuration Mgmt - DPPD2109 |
| Tech Review Proc - DPPD1001 |
| PCB Post Layout List - DPPD4037-03 |
| Viewlogic Cheatsheet - DPPD4037-08 |
| Board Design PLDs & HDL Motors & Transformers Cables EMC Compliance Programming HTML |