
# **AVR410: RC5 IR Remote Control Receiver**

## **Features**

- Low-cost
- Compact Design, Only One External Component
- Requires Only One Controller Pin, Any AVR device Can Be Used
- Size-efficient Code

Figure 1. RC5 Receiver





8-bit **AVR**® Microcontroller

# Application Note

# Introduction

Most audio and video systems are equipped with an infra-red remote control. This application note describes a receiver for the frequently used Philips/Sony RC5 coding scheme.

The RC5 code is a 14-bit word bi-phase coded signal (See Figure 2). The two first bits are start bits, always having the value 1. The next bit is a control bit or toggle bit, which is inverted every time a button is pressed on the remote control transmitter. Five system bits hold the system address so that only the right system responds to the code. Usually, TV sets have the system address 0, VCRs the address 5 and so on. The command sequence is six bits long, allowing up to 64 different commands per address.

The bits are transmitted in bi-phase code (also known as Manchester code) as

shown in Figure 3. An example where the command 0x35 is sent to system 5 is shown in Figure 4.

Figure 2. RC5 Frame Format

 $\label{eq:starset} \begin{bmatrix} \mathsf{St}_1 \ \mathsf{St}_2 \ \mathsf{Ctrl} \ \mathsf{S}_4 \ \mathsf{S}_3 \ \mathsf{S}_2 \ \mathsf{S}_1 \ \mathsf{S}_0 \ \mathsf{C}_5 \ \mathsf{C}_4 \ \mathsf{C}_3 \ \mathsf{C}_2 \ \mathsf{C}_1 \ \mathsf{C}_0 \end{bmatrix}$ 

#### Figure 3. Bi-phase Coding



## Figure 4. Example of Transmission



Rev. 1473A-09/99





# Timing

The bit length is approximately 1.8 ms. The code is repeated every 114 ms. To improve noise rejection, the pulses are modulated at 36 kHz. The easiest way to receive these pulses is to use an integrated IR-receiver/demodulator like the Siemens SFH 506-36. This is a 3-pin device that receives the infra-red burst and gives out the demodulated bit stream at the output pin. Note that the data is inverted compared to the transmitted data (i.e. the data is idle high).


## The Software

The assembly code found in AVR410.ASM contains the RC5 decode routine. In addition, it contains an example program which initializes the resources, decodes the RC5 data and outputs the received command on port B.

## **The Detect Subroutine**

When the detect subroutine is called, it first waits for the data line to be idle high for more than 3.5 ms. Then, a start bit can be detected. The length of the low part of the first start bit is measured. If no start bit is detected within 131 ms, or if the low pulse is longer than 1.1 ms, the routine returns indicating no command received.

Figure 5. Synchronizing and Sampling of the Data



The measurement of the start bit is used to calculate two reference times, ref1 and ref2, which are used when sampling the data line. The program uses the edge in the middle of every bit to synchronize the timing. 3/4 bit length after this edge, the line is sampled. This is in the middle of the first half of the next bit (see Figure 5). The state is stored and the routine waits for the middle edge. Then, the timer is synchronized again and everything is repeated for

the following bits. If the synchronizing edge is not detected within 5/4 bit times from the previous synchronizing edge, this is detected as a fault and the routine terminates.

When all the bits are received, the command and system address are stored in the "command" and "system" registers. The control bit is stored in bit 6 of "command".

Parameter	Value
Code Size	72 words
Execution Cycles	
Register Usage	Low Registers Used: 3High Registers Used: 6 Global Registers: 6 Pointers Used: None

Table 2. "Detect" Register Usage

Register	Internal	Output
R1	"inttemp" - Used by TIM0_OVF	
R2	"ref1" - Holds Timing Information	
R3	"ref2" - Holds Timing Information	
R16	"temp" - Temporary Register	
R17	"timerL" - Timing Register	
R18	"timerH" - Timing Register	
R19		"system"- The System Address
R20		"command" - The Received Command
R21	"bitcnt" - Counts the Bits Received	

# Timer/Counter 0 Overflow Interrupt Handler

The function of the timer interrupt is to generate a clock base for the timing required. The routine increments the "timerL" register every 64  $\mu s,$  and the "timerH" every 16,384 ms.

 Table 3. "TIM0\_OVF" Interrupt Handler Performance

 Figures

Parameter	Value
Code Size	7 words
Execution Cycles	6 + reti
Register Usage	Low Registers Used: 2 High Registers Used: 2 Global Registers: 0 Pointers Used: None

Table 4. "TIM0\_OVF" Register Usage

Register	Internal	Output
R0	"S" - Temporary Storage of Sreg	
R1	"inttemp" - Used by TIM0_OVF	
R17	"timerL" - Incremented every 64 µs	
R18	"timerH" - Incremented every 16,384 ms	

#### ;\*APPLICATION NOTE FOR THE AVR FAMILY ; \* ;\* Number : AVR410 ;\* File Name :"rc5.asm" ;\* Title :RC5 IR Remote Control Decoder ;\* Date :97.08.15 ;\* Version :1.0 ;\* Support telephone :+47 72 88 43 88 (ATMEL Norway) :+47 72 88 43 99 (ATMEL Norway) ;\* Support fax :AT90S1200 ;\* Target MCU ; \* ;\* DESCRIPTION ;\* This Application note describes how to decode the frequently used ;\* RC5 IR remote control protocol. ; \* ;\* The timing is adapted for 4 MHz crystal ; \* .include "1200def.inc" .device AT90S1200



## **Example Program**

The example program initializes the ports, sets up the timer and enables interrupts. Then, the program enters an eternal loop, calling the detect routine. If the system address is correct, the command is output on port B.

Table 5. Overall Performance Figures

Parameter	Value	
Code Size	79 words - "detect" and "TIM0_OVF 96 words - Complete Application Note	
Register Usage	Low Registers: 4 High Registers: 6 Pointers: None	
Interrupt Usage	Timer/Counter 0 Interrupt	
Peripheral Usage	Timer/Counter Port D, pin 2 Port B (example program only)	



.equ	INPUT	=2	; PD2	
.equ	SYS_ADDR	=0	;The system address	
.def	S	=R0	; Storage for the Status Register	
.def	inttemp		; Temporary variable for ISR	
.def	_	=R2	/ Temporary variable for the	
	ref2	=R2 =R3	; Reference for timing	
·ucr	1012	-10	, Reference for cruing	
.def	temp	=R16	; Temporary variable	
.def	timerL	=R17	; Timing variable updated every 14 us	
.def	timerH	=R18	; Timing variable updated every 16 ms	
.def	system	=R19	; Address data received	
.def	command	=R20	; Command received	
.def	bitcnt	=R21	; Counter	
.cseg				
.org 0				
	rjmp	reset		
;*****	* * * * * * * * * *	*************************************	******	
	40_OVF" -	Timer/counter overflow interrupt h	andler	
;*				
;* The	overflow	interrupt increments the "timerL"	and "timerH"	
;* eve	ry 64us an	d 16,384us.		
;*				
;* Crys	stal Frequ	ency is 4 MHz		
;*				
	per of wor			
	_	les:6 + reti		
	registers			
	n register			
	nters used			
		***************************************	*****	
	VF0addr			
TIM0_O in	VF: S,sre		; Store SREG	
inc			; Updated every 64us	
inc			/ opuated every ofus	
		-		
brne TIM0_OVF_exit				
inc	e timer	н	; if 256th int inc timer	
TIM0_0 out	VF_exit: : sreg,	S	; Restore SREG	
ret		~		
;**************************************				
;* Example program				
·				

AVR410

reset:

TCL	500.			
	;ldi	temp,low(RAMEND)	;Initialize stackpointer for parts with SW stack	
	;out	SPL, temp		
	;ldi	temp,high(RAMEND)	; Commented out since 1200 does not have SRAM	
	;out	SPH,temp		
	ldi	temp,1	;Timer/Counter 0 clocked at CK	
	out	TCCR0,temp		
		1 70770		
	ldi	temp,1< <toie0< td=""><td>;Enable Timer0 overflow interrupt</td></toie0<>	;Enable Timer0 overflow interrupt	
	out	TIMSK,temp		
	ser	temp	;PORTB as output	
	out	DDRB,temp		
		, <b>1</b>		
	sei		;Enable global interrupt	
mai	in:			
	rcall	detect	;Call RC5 detect routine	
	ani	avet on CVC ADDD	'Degrands only at the gradified address	
	cpi brne	system,SYS_ADDR release	;Responds only at the specified address	
	brile	rerease		
	andi	command, 0x3F	;Remove control bit	
	out	PORTB, command		
	rjmp	main		
rel	Lease:			
	clr	command	;Clear PORTB	
	out	PORTB, command		
	rjmp	main		
; * * * * * * * * * * * * * * * * * * *				
		- RC5 decode routine		
;*				
;* This subroutine decodes the RC5 bit stream applied on PORTD				
;* pin "INPUT".				
	-			





; *				
;* If success: The command and system address are				
;* returned in "command" and "system".				
;* Bit 6 of	"command" holds the toggle bit.			
;*				
;* If faile	d: \$FF in both "system" and "command"			
; *				
;* Crystal	frequency is 4MHz			
;*				
;* Number o	f words:72			
;* Low regi	sters used: 3			
;* High reg	isters used: 6			
;* Pointers	used: 0			
; * * * * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *		
detect:				
clr	inttemp	; Init Counters		
clr	timerH			
detect1:				
clr	timerL			
detect2:				
_	timerH,8	;If line not idle within 131ms		
brlo	dl1			
rjmp	fault	;then exit		
dl1:	timer FF	;If line low for 3.5ms		
cpi	timerL,55	; then wait for start bit		
brge	startl	, then walt for start bit		
sbis		;If line is		
	PIND, INPUT			
	detect1	;low - jump to detect1		
rjmp	detect2	;high - jump to detect2		
start1: cpi	timerH,8	;If no start bit detected		
brge	fault	;within 130ms then exit		
Dige		/within 150mb then exit		
sbic	PIND, INPUT	;Wait for start bit		
rjmp	startl	Walt for start bit		
TJub	Statti			
clr	timerL	;Measure length of start bit		
CII	CIMEIN	Measure rengen of start bit		
start2: cpi	timerL,17	;If startbit longer than 1.1ms,		
brge	fault	;exit		
sbis	PIND, INPUT			
rjmp	start2	;Positive edge of 1st start bit		
TJub		. Issierve dage of the beare bit		
mov	temp,timerL	;timer is 1/2 bit time		

AVR410

\_\_\_\_\_ AVR410

	clr	timerL	
	mov	refl,temp	
	lsr	refl	
	mov	ref2,ref1	
	add	refl,temp	;refl = 3/4 bit time
	lsl	temp	
	add	ref2,temp	; ref2 = $5/4$ bit time
sta	rt3:		
	ср	timerL,refl	;If high period St2 > 3/4 bit time
	brge	fault	;exit
	sbic	PIND, INPUT	;Wait for falling edge start bit 2
	rjmp	start3	
	clr	timerL	
	ldi	bitcnt,12	;Receive 12 bits
	clr	command	
	clr	system	
sam	ple:		
	ср	timerL,refl	;Sample INPUT at 1/4 bit time
	brlo	sample	
	sbic	PIND, INPUT	
	rjmp	bit_is_a_1	;Jump if line high
bi+	ia o O:		
bit	_is_a_0: clc		;Store a 'O'
bit		command	;Store a 'O'
bit	clc	command system	;Store a 'O'
bit	clc rol		;Store a 'O'
bit	clc rol		;Store a '0' ;Synchronize timing
	clc rol		;Synchronize timing
	clc rol rol		
	clc rol rol _is_a_0a: cp brge	system	;Synchronize timing ;If no edge within 3/4 bit time ;exit
	clc rol rol _is_a_0a: cp brge sbis	system timerL,ref2 fault PIND,INPUT	;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge
	clc rol rol _is_a_0a: cp brge	system timerL,ref2 fault	;Synchronize timing ;If no edge within 3/4 bit time ;exit
	clc rol rol _is_a_0a: cp brge sbis rjmp	<pre>system timerL,ref2 fault PIND,INPUT bit_is_a_0a</pre>	;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge
	clc rol rol is_a_0a: cp brge sbis rjmp clr	<pre>system timerL,ref2 fault PIND,INPUT bit_is_a_0a timerL</pre>	;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge
	clc rol rol _is_a_0a: cp brge sbis rjmp	<pre>system timerL,ref2 fault PIND,INPUT bit_is_a_0a</pre>	;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge
bit	clc rol rol _is_a_0a: cp brge sbis rjmp clr rjmp	<pre>system timerL,ref2 fault PIND,INPUT bit_is_a_0a timerL</pre>	;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge
bit	clc rol rol is_a_0a: cp brge sbis rjmp clr	<pre>system timerL,ref2 fault PIND,INPUT bit_is_a_0a timerL</pre>	;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge
bit	clc rol rol is_a_0a: cp brge sbis rjmp clr rjmp is_a_1:	<pre>system timerL,ref2 fault PIND,INPUT bit_is_a_0a timerL</pre>	;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge ;in the middle of the bit
bit	clc rol rol is_a_0a: cp brge sbis rjmp clr rjmp is_a_1: sec	<pre>system timerL,ref2 fault PIND,INPUT bit_is_a_0a timerL nextbit</pre>	;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge ;in the middle of the bit
bit	clc rol rol is_a_0a: cp brge sbis rjmp clr rjmp is_a_1: sec rol	<pre>system timerL,ref2 fault PIND,INPUT bit_is_a_0a timerL nextbit command</pre>	;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge ;in the middle of the bit
bit	clc rol rol is_a_0a: cp brge sbis rjmp clr rjmp is_a_1: sec rol	<pre>system timerL,ref2 fault PIND,INPUT bit_is_a_0a timerL nextbit command</pre>	;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge ;in the middle of the bit ;Store a 'l'
bit	clc rol rol _is_a_0a: cp brge sbis rjmp clr rjmp _is_a_1: sec rol rol	<pre>system timerL,ref2 fault PIND,INPUT bit_is_a_0a timerL nextbit command</pre>	<pre>;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge ;in the middle of the bit ;Store a '1' ;Synchronize timing ;If no edge within 3/4 bit time</pre>
bit	clc rol rol is_a_0a: cp brge sbis rjmp clr rjmp is_a_1: sec rol rol rol is_a_1a: cp brge	<pre>system timerL,ref2 fault PIND,INPUT bit_is_a_0a timerL nextbit command system</pre>	<pre>;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge ;in the middle of the bit ;Store a '1' ;Synchronize timing ;If no edge within 3/4 bit time ;exit</pre>
bit	clc rol rol is_a_0a: cp brge sbis rjmp clr rjmp is_a_1: sec rol rol rol is_a_1a: cp	<pre>system timerL,ref2 fault PIND,INPUT bit_is_a_0a timerL nextbit command system timerL,ref2</pre>	<pre>;Synchronize timing ;If no edge within 3/4 bit time ;exit ;Wait for rising edge ;in the middle of the bit ;Store a '1' ;Synchronize timing ;If no edge within 3/4 bit time</pre>





	clr	timerL			
nextbit:					
	dec	bitcnt	; If bitcnt > 0		
	brne	sample	;get next bit		
;Al	l bits su	cessfully received!			
	mov	temp,command	;Place system bits in "system"		
	rol	temp			
	rol	system			
	rol	temp			
	rol	system			
	bst	system,5	;Move toggle bit		
	bld	command,6	;to "command"		
			;Clear remaining bits		
	andi	command,0b01111111			
	andi	system,0x1F			
	ret				
fau	lt: ser	command	;Both "command" and "system"		
	ser	system	;0xFF indicates failure		
	ret	57 BCCm	, over mulcates failure		
	TCC				



### **Atmel Headquarters**

#### Corporate Headquarters

2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

#### Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

#### Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

Ātmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

## **Atmel Operations**

#### **Atmel Colorado Springs**

1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

#### **Atmel Rousset**

Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

#### Fax-on-Demand

North America: 1-(800) 292-8635 International: 1-(408) 441-0732

## e-mail

literature@atmel.com

Web Site http://www.atmel.com

BBS

1-(408) 436-4309

#### © Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing <sup>®</sup> and/or <sup>™</sup> are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

