



US006323697B1

(12) **United States Patent**
Pavan

(10) **Patent No.:** **US 6,323,697 B1**
(45) **Date of Patent:** **Nov. 27, 2001**

(54) **LOW DISTORTION SAMPLE AND HOLD CIRCUIT**

6,052,000 * 4/2000 Nagaraj 327/94

OTHER PUBLICATIONS

(75) Inventor: **Shanthi Pavan**, Piscataway, NJ (US)

Hui Pan, Masahiro Segami, Michael Chio, Jing Cao, Fumitoshi Hatori, Asad Abidi; "MP 2.4 A 3.3V, 12b, 50Msample/s A/D Converter in 0.6 μ m CMOS with over 80dB SFDR," ISSCC 2000, Session 2, Feb. 7, 2000, pp 40-41.

(73) Assignee: **Texas Instruments Incorporated**,
Dallas, TX (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

* cited by examiner

(21) Appl. No.: **09/599,917**

Primary Examiner—Tuan T. Lam

Assistant Examiner—Hiep Nguyen

(22) Filed: **Jun. 22, 2000**

(74) *Attorney, Agent, or Firm*—J. Dennis Moore; W. James Brady, III; Frederick J. Telecky, Jr.

Related U.S. Application Data

(60) Provisional application No. 60/209,696, filed on Jun. 6, 2000.

(51) **Int. Cl.⁷** **H03K 17/00**

(52) **U.S. Cl.** **327/94; 327/91; 327/93**

(58) **Field of Search** 327/390, 589,
327/91, 94, 391, 93

(57) **ABSTRACT**

A circuit **100**, which can be used to perform a sample and hold function, includes a switch **112** with a current patch coupled between an input node VIN and an output node VOUT. A capacitor **114** is coupled to the output node VOUT. A replica device **160** includes a current path coupled between the input node VIN and a supply voltage node VDD. A bootstrap circuit, e.g., including a bootstrap capacitor **164**, is coupled between a control terminal of the first switch **112** and a control terminal of the replica device **160**.

(56) **References Cited**

U.S. PATENT DOCUMENTS

6,020,769 * 2/2000 Vallancourt 327/94

8 Claims, 3 Drawing Sheets

