Arvind

Arvind's Home Page
welcome! bienvenu! swagatham! nalvaravu!
For Genuine Homoeopathic Medicines,
Madras Homoeo Pharmacy
38 years at your service!

Personal
Biography
Resume
Family
Friends
Photos
Favorites

Music
Carnatic
Learn Keyboard

ARVIND B. IYER
(408)943-9757; vbalaji@yahoo.com

SUMMARY
6+ years experience in computer industry in both startup & large corporations.
Strong background in hardware and software design, and Networking.
Self-starting, hardworking, quick to learn.

EXPERIENCE
Mar 1998-Jun 2001: Senior Tech.Marketing Engineer/Architect, Intel Corp.
Current work involves technical marketing for network switch/router chips. Recent work for the Networks division involved architecting an ethernet switch product. Previous work involved design and verification of a 100k-gate block for the Pentium-4 chipset and low-power design and clocking methodologies for the Intel-810 graphics chipset.

Jan 1995-Feb1998: CAD Engineer, Aspec Technology.
Work involved design and development of VLSI CAD software. The software was developed using Visual C++ and ported to UNIX environments. It was used by design houses and foundries for ASIC design. Typical startup environment included other tasks like customer sales demos, training and technical writing.

EDUCATION
M.B.A., 2003, Work in progress,
Babson College, Massachusetts.

M.S., Computer Science, 1994,
Univ. of Kentucky, Lexington. GPA 4.0

B.S., Computer Science & Engineering, 1992,
Univ. of Madras, India. First Class with Distinction.

SKILLS
Languages: (Hardware) VHDL, Verilog, (Software) Java, C++, PERL
Design Tools: DesignCompiler, PrimeTime, NC-Verilog, ModelSim, HSPICE, OPUS etc.
Software Tools: JDK 1.2, Visual C++, Dreamweaver, FrontPage.
Operating Systems: Windows NT/98, UNIX
Utilities: MS-Word, Excel, PowerPoint, Project.

HONORS & PUBLICATIONS

  • A silicon compiler for supercomputing VLSI systems, Third NASA VLSI Design Symposium, 1991.
  • Outstanding Student of the year award, 1992, Sri.Venkateswara College of Engineering.
  • Research & Teaching Assistantships in graduate school.
  • Intel Design & Test Tech. Conf. 1999 & 2000. Papers on low-power design and ASIC verification methodologies.
  • Divisional Recognition Award for pre-silicon validation, Chipsets Group, Intel Corp.

OTHER
Permanent Resident of USA, Like playing volleyball, trekking


Copyrights © 2000, Arvind Iyer. All rights reserved.

Counter

Charity
Child Relief & You

India Literacy
Sankara Netralaya

Government
U.S.Immigration
Social Security
IRS
Indian Consulate
U.S.Consulate

Health/Recreation
WebMD
U.S.National Parks

Finance
Money Magazine
CBS Marketwatch

News/Misc
Mailbag Tamil Site

The Hindu

1